CD54HC112 flip-flop equivalent, dual j-k flip-flop.
Description
* Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
* Asynchronous Set and Reset
* Complementary Ou.
* Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
* Asynchronous Set and Reset
* Complementary Outputs
* Buffered Inputs
* TTAyp=ic2a5lofCMAX = 60MHz at VCC = 5V, CL = 15pF,
* Fa.
Image gallery
TAGS
Download (Size : 806.08KB)